

<b>Notice of References Cited</b>		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		09/849,691	TETELBAUM, ALEXANDER	
Examiner		Art Unit		Page 1 of 1
Mary C Hogan		2123		

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,784,289	07-1998	Wang, Deborah Chao	716/8
	B	US-5,701,255	12-1997	Fukui, Masahiro	716/12
	C	US-6,067,409	05-2000	Scepanovic et al.	716/8
	D	US-6,348,813	02-2002	Agrawal et al.	326/41
	E	US-6,480,991	11-2002	Cho et al.	716/8
	F	US-2003/0005398	01-2003	Cho et al.	716/8
	G	US-2003/0005398	01-2003	Cho et al.	716/8
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages
	U	Lou et al, "Estimating Routing Congestion Using Probabilistic Analysis", Proceedings of the 2001 International Symposium on Physical Design, pages 112 – 117, April 1-4, 2001
	V	Bazargan et al, "Fast and accurate estimation of floorplans in logic/high-level synthesis", Proceedings of the 10th Great Lakes symposium on VLSI, Pages: 95 - 100,2000
	W	Burstein et al, "Hierarchical Wire Routing",Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on,Volume: 2 , Issue: 4 , October 1983,Pages:223 - 234
	X	Vijayan, Gopalakrishnan, "Partitioning logic to optimize routability on graph structures", Circuits and Systems, 1990., IEEE International Symposium on , 1-3 May 1990, Pages:2638 - 2641 vol.4

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.